



Join SiPearl as a working student

You will get insights in high end chip development:

System architecture

RTL design

Functional verification

Design Flow

If you have interests in above areas and you are familiar with Verilog, Python, Perl, Unix, please contact:

cv@sipearl.com

and apply for a job as working Student in Duisburg